HDL Logic Simulation

Introduction to the syntax and elements of the basic Verilog language such as modules and ports; hierarchical modeling; gate-level modeling; dataflow modeling; behavioral modeling; switch-level modeling; tasks and functions; timing and delays; user-defined primitives; synthesizing and implementing designs. Emphasis is on the simulation and test-bench aspects.

Credits

3 credits

Course Code

EE 543